

NONVOLATILE SEMICONDUCTOR MEMORIES

YUKUN HSIA

谢波尼

UNIVERSITY OF SANTA CLARA
SANTA CLARA, CA. 95053

MICROPROCESSOR DIVISION
FAIRCHILD/SCHLUMBERGER
450 NATIONAL AVENUE
MOUNTAIN VIEW, CA. 94043

11 MAY, 1984

NONVOLATILE SEMICONDUCTOR MEMORIES

● CLASSIFICATION BY FUNCTION

ROM

PROM

EPROM

E2PROM

● CLASSIFICATION BY TECHNOLOGY

INTERCONNECT DEPENDENT STORAGE

FLOATING GATE STORAGE

GATE INSULATOR STORAGE

SEAN P. DeFuria

The greatest-capacity nonvolatile memories available commercially.




Type	Capacity	Bits per chip	Cost \$	Cost per bit \$	Technology	Line width, μm	Average access time, ns	Power dissipation, mW	Manufacturer
ROM	1 mb	1048 576	—	—	CMOS	2.0	350	70	Hitachi Ltd.
PROM	64 kb	65 536	50	0.000763	Bipolar	4.0	40	120	Fairchild Camera and Instrument Corp.
	64 kb	65 536	50	0.000763	Bipolar	4.0	40	770	Fujitsu Ltd.
	64 kb	65 536	100	0.001526	Bipolar	5.0	60	800	Harris Corp.
EPROM	256 kb	262 144	—	0.000332	NMOS	2.0	200	550	Intel Corp.
	256 kb	262 144	344	0.001374	NMOS	2.0	170	525	Advanced Micro Devices
EEPROM	64 kb	65 536	—	—	NMOS	2.1	200	825	Imase Corp.

Mark A. Flachetti

RECEIVED JANUARY 1994

3112

RECEIVED
DEC 29 1999
FENWICK & WEST




Introduction to MOS LSI design

J. MAYOR, M.A. JACI, P.B. DENTER

Sample ROM cell (silicon-gate NMOS) with metal bit lines shown cut away to reveal programming transistors.

DEPLETION MASK PROGRAMMING OF MOS ROM







Fig.1. Cell area versus bit density for mask ROMs in the past 5 years.





Preparation by field oxide or channel ion implantation	Current structure		New structure
	Preparation by field oxide or channel ion implantation	Preparation by through hole	
Preparation process	1. First oxide growth 2. Side oxide growth 3. Channel ion implant 4. Poly-Si gate 5. Source and drain diffusion 6. Passivation 7. Contact hole etching 8. Al metallization	Prep. field oxide Prep. channel ion implant	Prep. through hole
cell size (μm^2) (2.5µm period rule)	5.0 x 5.0	5.0 x 5.0	1.1 x 0.4
in bit cell size (μm^2)	0.4	0.2	0.1
turn around time	long	short	short
chip size	small	large	small
structure	single poly-Si	single poly-Si	double poly-Si


TABLE 1—Comparison of characteristics of new structure and current structure.

Technology	P-well CMOS
Double Poly-Si gate	Double Poly-Si gate
Fully static access amp	Fully static access amp
with negative feedback	with negative feedback
128K words x 8b	128K words x 8b
5.2 x 6.4mm ²	5.2 x 6.4mm ²
7.08 x 7.7mm ²	7.08 x 7.7mm ²
80ns	80ns
80ns	80ns
5V	5V
Power supply	8mA at 200nm cycle time
Active current	0.01µA
Standby current	20 pin, 600 mV DTP
Package	1

TABLE 2—Summary of typical characteristics




The Double LOCOS (DL) process.



(a)

(b) The equivalent circuit of the cell.



An example of the programmed SADL cell array.

IBM 80

A NEW CELL FOR HIGH CAPACITY MASK ROM BY THE DOUBLE LOCOS TECHNIQUE

Noriaki Sato, Takahiro Nawata, and Kunihiro Wada
IC Development Division, Fujitsu Limited

CMOS PROM with Polysilicon Fusible Links




Fig. 1. (a) Layout of the 4-HI cell. (b) Single-bit equivalent circuit.




Fig. 3. Profile of the product.



Fig. 2. SEM photograph of a 4-bit cell.






Fig. 4. Block diagram of the PROM.

INDEXER: 16K CROS FROM WITH POLY-80 FUMBLE LINKS

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. SC-18, NO. 5, OCTOBER 1983



Schematic of read path and timing circuit



The programming directory.

TABLE I
Device Characteristics

ORGANIZATION		7K WORDS X 8 BIT
DAT 12Z		2.6M X 8.0MM
CAMMIST LLE NOTING N-CHANNEL P-CHANNEL	2.9mm 2.9mm	
GATE OXIDE	4mm A	
JUNCTION DEPTH	0.2mm 0.2mm	
M PM		
THRESHOLD N-CHANNEL P-CHANNEL	-7KV .15V	
CHP (BANK) ACCESS TIME	70NMSEC	
STANDARD POWER CONSUMPTION	5W	
ACTIVE POWER CONSUMPTION	100mWATT	

METZGER: 16K CMDS PROM WITH POLY-SI FUSIBLE LINKS

Junction-Shorting PROM




Fig. 1. Block diagram of a 64 bit PROM with an 8192 word x 6 bit organization.





Fig. 2. Partial equivalent circuit and cross section of memory cell array.
(a) Combinations of programmable diodes (p-n diode) and p-n-p transistor. (b) Cross section.

Declassify/February 24, 1993

SCALING DATA FOR THE 256-K (PROMABLE) PROGRAMMABLE READ-ONLY MEMORY					
Parameter	64-K chip	Constant load scaling factor	Theoretical 256-K chip	Actual scaling factor	Actual 256-K chip
Cell area	180 μm^2	K^{-2}	40 μm^2	$\sim \text{K}^{-2}$	20 μm^2
Flattening oxide	720 Å	K^{-1}	300 Å	$\sim \text{K}^{-1}$	270 Å
Control oxide	800 Å	K^{-1}	400 Å	K^{-1}	400 Å
Channel doping	$9 \times 10^{18} \text{ cm}^{-3}$	K^{-1}	$1.5 \times 10^{18} \text{ cm}^{-3}$	K^{-1}	$1.5 \times 10^{18} \text{ cm}^{-3}$
Threshold voltage	1.0 V	K^{-1}	0.8 V	$\sim \text{K}^{-1}$	0.8 V
Cell current	100 μA	K^{-1}	20 μA	$\sim \text{K}^{-1}$	100 μA
Read voltage	1.0 V	K^{-1}	0.8 V	$\sim \text{K}^{-1}$	0.8 V
Program voltage	21 V	K^{-1}	11 V	$\sim \text{K}^{-1}$	13 V




EPROM Cross-Section

1384-YH4

by M. Van Breda, M. Hoffer, G. Konig, B. Lee, S. Lee,
D. Tang, Q. Tang, B. Fouts, P. Dang, and W. Fisher, Intel Corp., Santa Clara, Calif.

Electronics/February 24, 1993



1. Scaled. Two-informer design rises squeezes the E-PROM cell down to 6 by 6 μm . The active channel area, beneath the floating polysilicon gate, is just 1 by 1.2 μm . The n^+ regions are 0.6 μm deep.

256KB CMOS EPROM
 William Ip, Te-Lung Chin, Tsung-Ching Wu, Gust Perregrin
 SEEQ Technology, Inc.




FIGURE 1-SEM photograph of $6\mu m \times 4.25\mu m$ cell in array (a), cross sectional view of the CMOS EPROM technology (b)

© 1984 IEEE International Solid-State Circuits Conference




FIGURE 2 Address edge detection circuit (a), precharging and sense amplifier (b).

Physical Characteristics	
Minimum feature size	1.5um
Cell size	$6\mu m \times 4.25\mu m$
Die size	$4.57mm \times 4.57mm$
Organization	$32K \times 8$
Electrical Characteristics	
IOCC (standby)	100uA
IPP (standby)	100uA
Active power	100mW at 5V _{DD}
Access time	125ns (typ.)
Programming voltage	12 to 16V
Programming time	0.5ms/byte

TABLE 1-Characteristics of 256K CMOS EPROM

EPROM Deprogramming

History

- Recurrent problem with floating-gate EPROM devices

Impact on Devices

- Previously written memory bits become erased when exposed to high voltages on device control-gate with source and drain grounded or at low potential
- Failure mechanism is also manifested as immediate retention loss or failure to write (program)
- Also as Read-disturb

Impact on Product Yield

- Deprogramming reduces yield

EPROM Device Operational Modes

Node Voltage		V_S	V_G	V_D
Operation		Gnd	5 V	≈ 1.6 V
Selected Device	Read			
	Write	Gnd	≈ 25 V	16-18 V
Unselected Device	Write Inhibit on Same Word Line	Gnd	≈ 25 V	Gnd
	Write Inhibit on Same Bit Line	Gnd	\approx Gnd	16-18 V

EPROM Deprogramming

Deprogramming Model


- **Loss of stored charges from floating-gate to control-gate on unselected devices during Write operation**

Loss Mechanism



- **Asperities or other surface features found on floating-gate polysilicon surface or in the interpoly oxide cause localized enhancement of electric field which promotes Fowler-Nordheim emission of stored charges**
- **Overly sharp edges on floating-gate poly under control-gate overlap region causing Fowler-Nordheim emission of stored charges**

3808 EPROM Poly Profiles

Ideal



Actual



Actual



Ideal



(Drawing courtesy of A. Mecchi)

FAIRCHILD
A Schlumberger Company

The Impact of Processing Conditions on EPROMsperities and Device Programming

Yukun Hsia and Y. C. Mei

EPROM Deprogramming

Potential Processing Solutions

■ Asperity Related

- Poly deposition temperature
- Poly doping temperature
- *Increased poly doping level*
- Poly anneal
- Pre-oxidation clean
- *Higher interpoly oxidation temperature*
- HCl Interpoly oxidation
- Post-oxidation anneal

■ Edge Effect Related

- Etch slope control through alteration of etch ambient
- Higher interpoly oxidation temperature

Experiment Result Summary

(Exclusive of Interpoly oxide temperature and doping level)

Asperity Related

- Lower poly deposition temperature
 - Problem with uniformity control
- Increased poly doping temperature
 - Deprogramming increased
- Poly anneal
 - No effect discernible
- Pre-oxidation RCA clean
 - No effect discernible
- HCl Interpoly oxidation
 - Small Improvement observed
- Post-oxidation anneal
 - Not investigated


Edge related

- Etch slope control
 - SF₆ showed small improvement


Summary of Successful Results on Deprogramming Experiments

Interpoly oxide temperature and doping level experiments


Process Variation	Total Wafers	Good Func	Good Write	Good Ver 1	Good Ver 2	Good Die	% Yield	512 Bits Sampled	Bits	% Defect
IPOX	5 2(2030) 3(2031)	506 58%	269 46%	249 93%	228 92%	216 95%	21	497	7	0.003
V/I	5 5(2030)	468 50%	325 69%	318 98%	317 99%	317 100%	34	379	0	0.000
Control	5 4(2030) 1(2035)	471 50%	325 69%	217 87%	28 41%	36 41%	4	366	181	0.097



INTEL EEPROM



HUGHES EEPROM



MICRON EEPROM

Cross-Sections of Floating Gate EEPROMs

A 95nm CMOS EEPROM

Richard Zenas, Chun Ho, Thomas Cheng
Erel Microelectronics, Inc.




FIGURE 1-Cell comparisons showing reduced size; the 16K1 EEPROM cell uses 2.5um design rules; scaled EEPROM cell uses 1.5um design rules.

FABRICATION TECHNOLOGY	CMOS FLOATING GATE
DESIGN RULES	1.5um
LITHOGRAPHY	STEPPER
PHYSICAL CHARACTERISTICS	
DIE SIZE	141 x 278 mm
ORGANIZATION	4K x 8
PACKAGE	24 PIN
DC PERFORMANCE	FULLY STATIC
OPERATION	5 VOLTS
SUPPLY VOLTAGE	50mA
ACTIVE CURRENT	10uA (CMOS INPUT LEVELS)
STANDBY CURRENT	TTL
I/O LEVELS	
AC PERFORMANCE	
ADDRESS ACCESS TIME	55 ns
CHIP SELECT TIME	40 ns
WRITE TIME	1 ms

TABLE 1-Summary performance.

TRANSMISSION TYPE	OPERATING VOLTAGE (V)	FUNCTION DEPTH (um)	GRID THICKNESS (u)	CHANNEL LENGTH (um)
HIGH VOLTAGE	5	0.8	0.8	3.0
LOW VOLTAGE	5	0.3	0.3	1.0

*NOT WITH 4 AND 8 COLUMNS

TABLE 2-Junction depth, outside thickness and channel length for N- and P-channel high and low-voltage transistors used in chip.

A 64KB CMOS EEROM with 8o-Chip ECC

Sanjay Mehrotra, Tsing-Ching Wu, Ts-Long Chiu, Guo-Portugal
SEEQ Technology, Inc.

Process	N-well CMOS on epi
Minimum feature size	1.5µm
Metall pitch	6µm
N to P spacing	9µm
Poly-Si I Gate Oxide	400Å
Poly-Si II Gate Oxide-Nitride	400Å
Tunnel dielectric	85Å Oxynitride
Cell size	65 sq. µm
Die size	182 sq. mils
Programming time	1µs
Endurance	> 10 ⁶ program/erase cycles
Access time	100ns
Active current	20mA
Standby current	1µA

TABLE 1—Characteristics of 64KB CMOS EEROM

© 1984 IEEE International Solid-State Circuits Conference






FIGURE 1—(a)—SEM photograph of a two-transistor EEROM cell with byte selection device, (b)—cross sectional view of floating poly EEROM, (c)—spreading resistance analysis under P+ source/drain diffusion.




FIGURE 2-Functional block diagram of on-chip error checking and correcting circuit.




FIGURE 3-Functional block diagram of self-timed pre-
empting operation.




FIGURE 5--Schematic of core simplification.




FIGURE 4—High voltage decoding during programming.

EDM 80

HIGH TEMPERATURE AND EXTENDED ENDURANCE CHARACTERISTICS OF EBROM

Ching S. Jeng, Ping Wong and Bharati Joshi
SEEQ Technology, Inc., San Jose, Ca
and
Chenming Hu
University of California, Berkeley, Ca




Fig. 1. Effect of Temperature on Charge Trapping in Oxidized




Fig. 2. Effect of Temperature on the Endurance of Single EBROM Cells. Plotted are W/E Threshold Voltage vs. Number of W/E Cycles.

IEEE STANDARD
644 681-1976

DEC-29-99 MED 11:58 VHL

714 828 4146

P. 17




Fig 1
MNOS Transistor

Darrel D. Daniels, Edward M. Hanniford, Louis J. Toth
NCA Microelectronics Division

FIGURE 1—The 8-pulse memory cell layout (a), cross section(b).





FIGURE 2—Typical data retention/leakance curves measured on a 40k test chip. Data points are determined by checking for a read failure while varying the memory gate voltage.

PROCESS	SiO ₂ (SILICON-DINITRIDE- OXIDE-SILICON)
OPERATION	FULLY STATIC
ORGANIZATION	4K WORDS X 8 BITS
PAGE SIZE	16 WORDS
PACKAGE	28 PIN
CELL SIZE	.38 mil ²
CHIP SIZE	.42K mil ² (27mm ²)
ERASE MODES	BULK (4K BYTES) PAGE (16 BYTES) 1 TO 16 BYTES
WRITE MODES	100 ms/10 ms
ERASE/WRITE TIME	10 ⁴ ERASE/WRITE CYCLES
ENDURANCE	10 YEARS @ 125°C
RETENTION	UNLIMITED
READ CYCLES	300 ms
ACCESS TIME	450 nW
ACTIVE POWER	150 mW
STANDBY	
TEMPERATURE RANGE	-55 TO 125°C

TABLE I—Main features of the SSK system.

Received

SIVE

ed




EST



14

NWICK & WEST




LEGEND:


..... INTEL "FLOTOX"	———— HITACHI MNOS
W - 10ms @ 20V	W - 1ms @ 25V
E - 10ms @ 20V	E - 1ms @ 25V
----- MCDONNELL DOUGLAS	
MNOS	
W - 200μs @ 22V	
E - 1ms @ 22V	

Figure Comparison of the Effect of Endurance Cycling on Memory Thresholds for the MDC MNOS, Hitachi MNOS and Intel Flotox Nonvolatile Memory Transistors

MNOS Data Retention



Zero-bias retention plot of the MNOS.



Data retention, MNOS array.

MSIA: MNOS LSI MEMORY DEVICE






IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. ED-24, NO. 5, MAY 1977

Received 12-29-1989 10:30am

From-714 838 4146

To-FENWICK & WEST

Page 022



United States Patent 4,063,267

Inventor: Yehuda Hada, San Diego, Calif. Dec. 13, 1977

YUKUN HSIA

K. L. NGAI

MINOS TRAPS AND TAILORED TRAP
DISTRIBUTION GATE DIELECTRIC MINOS

PRESENTED AT THE 1979 INTERNATIONAL CONFERENCE
ON SOLID STATE DEVICES


AUGUST 27-29, 1979, TOKYO, JAPAN

MICROSCOPIC MODEL OF MEMORY TRAPS


CHEMICAL REACTION FOR FILM FORMATION




ELECTRON EXCHANGE TO FORM AMPHOTERIC TRAPS



ELECTRON ENERGY DIAGRAM OF MNOS STRUCTURE



ALL ENERGY VALUES IN EV



PROPERTIES OF NITRIDE APTLY INTERPRETED BY THE MODEL

- ELECTRON AND HOLE TRAPS ARE EQUAL IN NUMBER
- CHARGE TRAPS ARE DISTRIBUTED IN THE NITRIDE BULK
- TRAPS ARE CHARGED
- EXCESS SILICON IN NITRIDE IS OBSERVED WITH SPECTROSCOPY
- LOWER NH_3/SiH_4 RESULTS IN LARGER THRESHOLD WINDOW
- N IMPLANT INCREASES NET POSITIVE FIX CHARGES WITH
NEGATIVE SHIFT OF C-V HYSTERESIS
- B IMPLANT INCREASES NET NEGATIVE FIX CHARGES WITH
POSITIVE SHIFT OF C-V HYSTERESIS

EFFECT OF HYDROGEN ON MEMORY TRAPS


• $\equiv \text{Si}-\text{H}$ BONDS ARE OBSERVED IN LOW TEMPERATURE DEPOSITED NITRIDE



• SIMILARLY, DURING ENDURANCE CYCLING, IT IS POSTULATED THAT




AND/OR




**MNOS THRESHOLD WINDOW (ΔV_T) VERSUS $\text{NH}_3:\text{SiH}_4$
RATIO USED IN NITRIDE DEPOSITION (770°C NITROGEN
CARRIER CVD NITRIDE)**

$\text{NH}_3:\text{SiH}_4$ RATIO	250:1	175:1	125:1	75:1	50:1
V_T IN VOLTS	9.9	10.8	11.7	14.4	15.7

MNOS RETENTION VS SIN COMPOSITION






MNOS Retention-Endurance Characteristics

Yukun Hsia, Eden Mei and Kia L. Ngai


Proceedings of the 14th Conference (1982 International) on Solid State Devices, Tokyo, 1982;
 Japanese Journal of Applied Physics, Volume 22 (1983) Supplement 22-1, pp. 89-93



MNOS Retention-Endurance Characteristics
Graded Nitride Dielectric

Yukun Hsia, Eden Mei and Kia L. NGAI

Proceedings of the 14th Conference (1982 International) on Solid State Devices, Tokyo, 1982;
Japanese Journal of Applied Physics, Volume 22 (1983) Supplement 22-1, pp. 69-63



Appl. Phys. Lett., Vol. 41, No. 2, 18 July 1982


K. L. Ng and Y. H. Hsieh

Received 12-20-1988 10:30am

From-714 836 4146

To-FENWICK & WEST


Page 032



A 1V-Only Single Chip Microcomputer with Removable SRAM
 Paolo Marini, Roberto Finautini, Maurizio Gaibotti
 STCS-ATTS Milan, Italy

CELL CHARACTERISTICS	
POWER SUPPLY	1.0V
OPERATING	0.5V
MAX. FREQUENCY	1.0MHz
OPERATING TEMPERATURE	0°C to 70°C
PHYSICAL CHARACTERISTICS	
CELL SIZE	0.5µm
CELLS/CM ²	1.0x10 ⁶
CELLS/CM ²	1.0x10 ⁶
CELLS/CM ²	1.0x10 ⁶
CELLS/CM ²	1.0x10 ⁶
CELLS/CM ²	1.0x10 ⁶
ELECTRICAL CHARACTERISTICS	
MAX. INPUT	0.5V
MAX. OUTPUT	0.5V
MAX. CURRENT	0.5V
MAX. POWER	0.5V

TABLE 1—Physical, electrical and performance characteristics



Micrograph of 5V-only single chip microcomputer die mounted on a carrier with removable static RAM.

© 1984 IEEE International Solid State Circuits Conference